6.Calculation for the data from simulation shows that power dissipation of DET shiftregister can be reduced evidently because of using the clock with half working frequency, in comparison with its counterpart SET shiftregister.
8.To eliminate the bootless power dissipation of the redundant transition of the clock, a design method named DET (double-edge-triggered) shiftregister is proposed.