爱词霸英语   汉语   手机版   软件版下载 | English
每日一句:正在加载...
1.The analog simulation and full custom layout design with 0.35μm imbedded flash process were used. The CPLD had 72 macro-cells,its system frequency was 85MHz and its pin-to-pin delay was 7ns.
采用0.35μm内嵌Flash工艺进行模拟仿真和全定制版图设计,该复杂可编程逻辑器件(CPLD)具有72个宏单元,系统频率可达85MHz,管脚延时可达7ns。收藏指正
尝试查询