爱词霸英语   汉语   手机版   软件版下载 | English
每日一句:正在加载...
1.Design of the multi-bit rapid adder
多位快速加法器的设计收藏指正
2.Testing of Tree Adder Based on Cell Fault Model
基于单元故障模型的树型加法器的测试收藏指正
3.Results show that the novel structure can realize the logic function of an adder successfully.
结果显示，这种新的全加器能正确完成加法器的逻辑功能。收藏指正
4.An optimized design of carry look-ahead adder
超前进位加法器的一种优化设计收藏指正
5.The design of a 32×32-b multiplier by using a modified Carry-Select Adder, a 4-2 compressor, and a 4 Booth encoder is presented.
介绍了用基4Booth编码器,4 2压缩器和改进的选择进位加法器,实现32×32乘法器的设计过程.收藏指正
6.Optimal Design of Carry-select Compound Adder in Floating-point ALU
浮点ALU中选择进位复合加法器的优化设计收藏指正
7.This paper introduces a way for designing rapid adder,and an example of 3-bit-BCD-adder is provided in VHDL,and also the simulation result in Foundation Series 3.1i is given.
介绍了一种多位 BCD码快速加法器的设计方法 ,并给出了 3位 BCD码加法器的 VHDL源程序和在 Foundation Series 3.1 i环境中的模拟结果。收藏指正
8.We have done HSPICE simulation runs of the new style adder, 28-T CMOS full adder and conventional CPL style full adder.
并且通过HSPICE仿真,对28个晶体管的CMOS加法器、传统的CPL加法器和改进型的CPL加法器进行了比较。收藏指正
9.Configuration Parameter Constraints of the Optimizing Design of CLA
超前进位加法器优化设计的结构参数约束收藏指正
10.A Design of LOD for DSP Floating-Point Adder
DSP芯片中浮点加法器LOD电路的设计收藏指正
尝试查询