memory controller
4.5. A demo system with the name, uCRISC, is designed based on SRISC. The system consists of SRISC processor, Wishbone bus, memory controller, and otherperipherals.
5.It is designed for embedded applications with the following features: separate instruction and data caches (Harvard architecture), 5-stage pipeline, hardware multiplier and divider, interrupt controller, 16-bit I/O port and a flexible memory controller. New modules can easily be added using the on-chip AMBA AHB/APB buses.
6.In hardware design part, explains especially the interface of S3C2410 CPU chip with memory and network controller chip.
7.The system is mainly composed of NAND Flash Memory K9K1G08UOM, micro-controller AduC812, and USB interface device PDIUSBD12. The K9K1G08UOM is 128M byte sequential access device, which utilizes the I/O pins for both address and data input/output as well as for command inputs.
8.The third chapter shows the interface design schemes between DSP and CCD、CPLD 、flash memory and DMS voltage controller.
9.A kind of network multi functional electric energy meter is introduced,which is composed of 80C196KC microprocessor,PSD913F2 flash memory and RTL8019AS net interface controller.

