1.Chapter 3 principally analyses the key problems in the design of decoder, which includes RC oscillator, POR(Power-on Reset), Schmitt trigger, data detectmodule,model control logic module and data output logic module, then gate simulation is completed by Verilog_XL tool.