1.The third row of the table represents synchronous parallel loading of the register and states that if S1 and S0 are both high, then, without regard to the serial input, the data entered at A is at output QA, data entered at B is at QB, and so forth, following a low-to-high clock transition.
